Dr. Peter Andrew Jamieson — Academic in an information evolution

Publications

Citation Details

My profile on Google Scholar contains many useful details. And my ORCID id is: 0000-0002-3741-0201.

BOOKS and BOOK CHAPTERS

  • Doing College Righter: A Better Way to Learn and Succeed Peter Jamieson. CreateSpace Independent Publishing Platform (ISBN: 1543033555, 9781543033557). Editors: Peter Perryman, Matthew Harrison [link]. Book cover
  • Chapter: Gaming with Purpose: Heuristic Understanding of Ubiquitous Game Development and Design for Human Computation Lindsay Grace and Peter Jamieson. IEEE Handbook of Digital Games (ISBN: 978-1-118-32803-3). Editors M. Angelides and H. Agius. Wiley-IEEE Press - 2014 [link]. Book cover

Patents

  • A Statistical Update Methodology for Spatio-Temporal Data for 2 and 3-Dimensional Data. Peter Jamieson. Provisional Patent Submitted, USA — November 2025.

Journal Papers

  • J20 Unleashing GHOST: An LLM-Powered Framework for Automated Hardware Trojan Design. Md Omar Faruque ,Peter Jamieson, Ahmad Patooghy and Abdel-Hameed A. Badawy, Electronics. Volume: 14, Issue: 23, December 2nd 2025; [link]
    Google Scholar ·
  • J19 On First-Principle Robot Building in Undergraduate Robotics Education in the Robotic System Levels Model. Bryan Van Scoy, Peter Jamieson, Veena Chidurala. MDPI Robotics. Volume: 14, Issue: 6, May 26th 2025; [link]
    Google Scholar ·
  • J18 Hiding in Plain Sight: Reframing Hardware Trojan Benchmarking as a Hide and Seek Modification. Amin Sarihi, Ahmad Patooghy, Peter Jamieson, and Abdel-Hameed A. Badawy. IEEE Embedded Systems Letters. Volume: 16, Issue: 4, December 2024 Page(s): 361 - 364 2024; [link]
    Google Scholar ·
  • J17 Extending boids for safety-critical search and rescue. Cole Hengstebeck, Peter Jamieson, and Bryan Van Scoy. Franklin Open. 2024; https://doi.org/10.1016/j.fraope.2024.100160 [link]
    Google Scholar ·
  • J16 Trojan playground: A Reinforcement Learning Framework for Hardware Trojan Insertion and Detection. Amin Sarihi, Ahmad Patooghy, Peter Jamieson, and Abdel-Hameed A. Badawy . The Journal of Supercomputing. 2024; https://doi.org/10.1007/s11227-024-05963-8 [link]
    Google Scholar ·
  • J15 Examples and tutorials on using Google Colab and Gradio to create online interactive student-learning modules. Ricardo Ferreira, Michael Canesche, Peter Jamieson, Omar P. Vilela Neto, Jose A. M. Nacif Computer Applications in Engineering Educationy. 2024; https://onlinelibrary.wiley.com/doi/10.1002/ [link]
    Google Scholar ·
  • J14 Using data-mining techniques to improve combinatorial optimization algorithms Peter Jamieson, Farnaz Gharibian, Lesley Shannon, and Steve J.E. Wilton Journal of Algorithms & Computational Technology. 2022; https://doi.org/10.1177/17483026221130680. [link]
    Google Scholar ·
  • J13 Computer Engineering Education Experiences with RISC-V Architectures—From Computer Architecture to Microcontrollers Peter Jamieson, Huan Le, Nathan Martin, Tyler McGrew, Yicheng Qian ,Eric Schonauer, Alan Ehret and Michel A. Kinsy. Journal of Low Power Electronics and Applications. 2022, 12(3), 45; https://doi.org/10.3390/jlpea12030045. [link]
    Google Scholar ·
  • J12 A Methodology for an FPGA Implementation of a Programmable Logic Controller to Control an Atomic Layer Deposition System Peter Jamieson, Donald Blank, Janelle Ghanem, Tyler McGrew, and Giancarlo Corti International Journal of Reconfigurable Computing. Volume 2022, Article ID 8827417, https://doi.org/10.1155/2022/8827417 [link]
    Google Scholar ·
  • J11 You Only Traverse Twice: A YOTT Placement, Routing, and Timing Approach for CGRAs Michael Canesche, Westerley Carvalho, Lucas Reis, Matheus Oliveira, Salles Magalhães, Peter Jamieson, Jaugusto M. Nacif, and Ricardo Ferreira ACM Transactions on Embedded Computing Systems. Volume 20, Issue 5s, October 2021, Article No.: 52, pp 1–25. [link]
    Google Scholar ·
  • J10 TRAVERSAL: A Fast and Adaptive Graph-based Placement and Routing for CGRAs Michael Canesche, Marcelo Menezes, Westerley Carvalho, Frank Torres, Peter Jamieson, José Augusto Nacif, and Ricardo Ferreira IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD). September 2020 - Early Access. [link]
    Google Scholar ·
  • J9 READY: A Fine-Grained Multithreading Overlay Framework for Modern CPU-FPGA Dataflow Applications Lucas Bragança Da Silva, Ricardo Ferreira, Michael Canesche, Marcelo M. Menezes, Maria D. Vieira, Jeronimo Penha, Peter Jamieson, and José Augusto M. Nacif JACM Transactions on Embedded Computing Systems (TECS). October 2019. [link]
    Google Scholar ·
  • J8 Advancing genetic algorithm approaches to field programmable gate array placement with enhanced recombination operators Robert Collier, Christian Fobel, Ryan Pattison, Gary Grewal, Shawki Areibi, and Peter Jamieson. Journal of Evolutionary Intelligence. October 2014. [link]
    Google Scholar ·
  • J7 Analyzing System-Level Information's Correlation to FPGA Placement Farnaz Gharibian, Lesley Shannon, Peter Jamieson, and Kevin Chung. ACM Transactions on Reconfigurable Technology and Systems. Vol. 6. Number 3. October 2013. [link]
    Google Scholar ·
  • J6 Power consumption benchmarking for reconfigurable platforms. Teemu Pitkanen, Peter Jamieson, Tobias Becker, Sami Moisio, amd Jarmo Takala. Analog Integrated Circuits and Signal Processing [link]
    Google Scholar ·
  • J5 VPR 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling. Jason Luu, Ian Kuon, Peter Jamieson, Ted Campbell, Andy Ye, Mark Fang, and Jonathan Rose, ACM Transactions on Reconfigurable Technology and Systems. Vol. 4. Number 4. December 2011. [link]
    Google Scholar ·
  • J4 Enhancing the Area Efficiency of FPGAs With Hard Circuits Using Shadow Clusters. Peter Jamieson and Jonathan Rose IEEE Transactions on Very Large Scale Integration (VLSI) Systems. Vol. 18. Number 12, pp 1696 -1709, 2010 [link]
    Google Scholar ·
  • J3 Benchmarking and Evaluating Reconfigurable Architectures in the Mobile Domain. Peter Jamieson, Tobias Becker, Teemu Pitkanen, Peter Y.K Cheung, Wayne Luk, and Tero Rissa ACM Transactions on Design Automation of Electronic Systems. Vol. 15. Number 2, pp 1-24, 2010 [link]
    Google Scholar ·
  • J2 Power Characterisation for Fine-Grain Reconfigurable Fabrics. Tobias Becker, Peter Jamieson, Wayne Luk, Peter Cheung, and Terro Rissa. International Journal of Reconfigurable Computing, vol. 2010, Article ID 787405, 9 pages, 2010. doi:10.1155/2010/787405. [link]
    Google Scholar ·
  • J1 Using System Emulation to Model Next-generation Shared Virtual Memory Clusters. Angelos Bilas, Courtney R. Gibson, Reza Azimi, Rosalia Christodoulopoulou, and Peter Jamieson. Special Issue of Cluster Computing: the Journal of Networks, Software Tools and Applications. June 2002. [pdf]
    Google Scholar ·

Refereed Conferences

  • C78 A Proof-of-Concept Implementation of a Glitch Hardware Trojan. Peter Jamieson, Suman Bhunia and Jordan Hamlett. ACM Workshop on Secure and Trustworthy Cyber-Physical Systems. Pittsburgh, PA
    Google Scholar ·
  • C77 Work-in-Progress: RISC-V-Dilemma-1: A Hardware Trojan Benchmark Based on Seeker's Dilemma Approach. Peter Jamieson, Suman Bhunia, Jerry Chen, Chris Lallo, Blake Rile, Ricardo Santos Ferreira, José Augusto Nacif, Guilherme Augusto Schwann Wilke, Ahmad Patooghy and Abdel-Hameed A. Badawy. ACM Workshop on Secure and Trustworthy Cyber-Physical Systems. Pittsburgh, PA
    Google Scholar ·
  • C76 Benchmarking of LLM Based Generative AI for CSE Undergraduate Curriculum. Garett Goodman, Suman Bhunia, and Peter Jamieson . 2025 ASEE Annual Conference & Exposition. Montreal, Canada [link]
    Google Scholar ·
  • C75 Leveraging Large Language Models to Create Interactive Online Resources for Digital Systems and Computer Architecture Education. Peter Jamieson, Jose Augusto M. Nacif, and Ricardo Ferreira. 2025 ASEE Annual Conference & Exposition. Montreal, Canada [link]
    Google Scholar ·
  • C74 Constraint-Driven Pinball: Fostering Creativity in Embedded Systems Education. Peter Jamieson. 2025 ASEE Annual Conference & Exposition. Montreal, Canada [link]
    Google Scholar ·
  • C73 Results and Evaluation of an Early LLM Benchmarking of our ECE Undergraduate Curriculums. Peter Jamieson, George Ricco, Brian Swanson, and Bryan Van Scoy. 2025 ASEE Annual Conference & Exposition. Montreal, Canada [link]
    Google Scholar ·
  • C72 LLM Prompting Methodology and Taxonomy to Benchmark our Engineering Curriculums. Peter Jamieson, Suman Bhunia, George Ricco, Brian Swanson, and Bryan Van Scoy. 2025 ASEE Annual Conference & Exposition. Montreal, Canada [link]
    Google Scholar ·
  • C71 The Seeker’s Dilemma: Realistic formulation and benchmarking for hardware trojan detection. Amin Sarihi, Ahmad Patooghy, Abdel-Hameed A. Badawy, and Peter Jamieson. 2024 IEEE International Performance, Computing, and Communications Conference (IPCCC). [link]
    Google Scholar ·
  • C70 A Red/Blue Video Game for Hide&Seek Analysis for Hardware Trojans and the Seeker’s Dilemma. P. A. Jamieson, O. Amaning-Yeboah, J. Butler, D. Misirlioglu, R. Taylor, and S. Bhunia 2025 IEEE International systems Conference (IEEE SysCon 2025). Montreal, Canada [pdf]
    Google Scholar ·
  • C69 Pre-Conference Workshop: Let's Play-Improving our Teaching in the Medium of Board Games. Peter Jamieson, Karen Davis, and Eric Rapos IEEE ASEE Frontiers in Education, FIE’24. Washington, D.C. [link]
    Google Scholar ·
  • C68 TrojanForge: Generating Adversarial Hardware Trojan Examples Using Reinforcement Learning Amin Sarihi, Peter Jamieson, Ahmad Patooghy, and Abdel-Hameed A. Badawy In Proceedings of the 2024 ACM/IEEE International Symposium on Machine Learning for CAD (MLCAD)[link] Snowbird, UT [link]
    Google Scholar ·
  • C67 Ten Years of Badge-Based/Mastery Learning for Computer Architecture—Lessons Learned Peter Jamieson American Society for Engineering Education’s Annual Conference & Exposition[link] Portland, OR [pdf][presentation slides]
    Google Scholar ·
  • C66 Case-Based Learning Approach to Teach Students How to Read Academic Papers Peter Jamieson American Society for Engineering Education’s Annual Conference & Exposition[link] Portland, OR [pdf][presentation slides]
    Google Scholar ·
  • C65 The Forgotten Horseman: Digital Implementation of Arithmetic Division and Resources to Learn and Teach Its Complexities Peter Jamieson and Nathan Martin American Society for Engineering Education’s Annual Conference & Exposition[link] Portland, OR [pdf][presentation slides]
    Google Scholar ·
  • C64 With ChatGPT, do we have to rewrite our learning objectives - CASE study in Cybersecurity Peter Jamieson, Suman Bhunia, Dhananjai M. Rao IEEE ASEE Frontiers in Education, FIE’23. Austin, TX
    Google Scholar ·
  • C63 Multi-criteria Hardware Trojan Detection: A Reinforcement Learning Approach. Amin Sarihi, Peter Jamieson, Ahmad Patooghy, Abdel-Hameed A Badawy 2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS) Phoenix, AR Hosted on arxiv
    Google Scholar ·
  • C62 Work in Progress: Let's Play — Improving Our Teaching by Reversing Roles and Being a Learner with Board Games Peter Jamieson, Nathaniel Bryan, and Eric Rapos American Society for Engineering Education’s Annual Conference & Exposition[link] Baltimore, MD [pdf][presentation slides]
    Google Scholar ·
  • C61 Why We Should Be Using Our Stories and the Hero's Journey to Help Recruit a More Diverse Population for Engineering Peter Jamieson American Society for Engineering Education’s Annual Conference & Exposition[link] Baltimore, MD [pdf][presentation slides]
    Google Scholar ·
  • C60 Low-Cost Distance Sensor Characterization of Ultrasonic and Infrared to Evaluate the “Reality Gap” in Robot System Simulation Bryan Van Scoy, Tra Yen Nhu Phan, Lam Ha, and Peter Jamieson 10th INTERNATIONAL CONFERENCE ON CONTROL DYNAMIC SYSTEMS, AND ROBOTICS (CDSR’23)[link] Ottawa, ON [pdf]
    Google Scholar ·
  • C59 A Technique to Create Weaker Abstract Board Game Agents via Reinforcement Learning Peter Jamieson and Indrima Upadhyay Accepted to Meaningful Play 2022 [link] TOP PAPER. East Lansing, MI [arXiv - pdf]
    Google Scholar ·
  • C58 Hardware Trojan Insertion Using Reinforcement Learning Amin Sarihi, Ahmad Patooghy, Peter Jamieson, and Abdel-Hameed A. Badawy . In Proceedings of the Great Lakes Symposium on VLSI 2022 (GLSVLSI’22) [link]. Irvine, CA [arXiv - pdf]
    Google Scholar ·
  • C57 Analyzing a Low-bit rate Audio Codec - Codec2 - on an FPGA Peter Jamieson, Santhiya Sampath Kumar, Jos´e Augusto M. Nacif, and Ricardo Ferreira. CSCI-ISOT: Internet of Things & Internet of Everything [link]. Las Vegas, NV and Online (presentation link) [pdf]
    Google Scholar ·
  • C56 Lego®-like Bricks to go from the Real to the Virtual World Alejandro Cabrerizo, Will Zeurcher, Thomas Wright, and Peter Jamieson. HCI International 2021 - Late Breaking Posters [link]. ONLINE in lieu of Washington, DC Request for [pdf]
    Google Scholar ·
  • C55 Is it time to include High-Level Synthesis design in Digital System Education for Undergraduate Computer Engineers? Isaac Nelson, José A. Nacif, Ricardo Ferreira, Peter Jamieson. IEEE International Symposium on Circuits and Systems (ISCAS) [link]. ONLINE in lieu of Korea [pdf]
    Google Scholar ·
  • C54 A Design Exploration of Scalable Mesh-based Fully Pipelined Accelerators. Westerley Carvalho, Michael Canesche, Lucas Reis, Frank Torres, Lucas Silva, Peter Jamieson, José Nacif, Ricardo Ferreira IEEE International Conference on Field-Programmable Technology [link]. ONLINE in lieu of Hawaii [pdf]
    Google Scholar ·
  • C53 GA-lapagos, an Open-Source C Framework including a Python-based System for Data Analysis. P. Jamieson, Ricardo Ferreira and José Augusto Nacif. EVOSOFT - EVOLUTIONARY COMPUTATION SOFTWARE SYSTEMS at The Genetic and Evolutionary Computation Conference (GECCO'20)[link]. ONLINE in lieu of Cancun, Mexico [pdf]
    Google Scholar ·
  • C52 A case study: Undergraduate self-learning in HPC including OpenMP, MPI, OpenCL, and FPGAs. P. Jamieson, M. Herbordt, and M. Kinsy. 6th Annual Conf. on Computational Science & Computational Intelligence (CSCI'19) [link]. Las Vegas, NV [pdf]
    Google Scholar ·
  • C51 Framework and Tools for Undergraduates Designing RISC-V Processors on an FPGA in Computer Architecture Education. P. Jamieson, Tyler McGrew, and Eric Schonauer. 6th Annual Conf. on Computational Science & Computational Intelligence (CSCI'19) [link]. Las Vegas, NV [pdf]
    Google Scholar ·
  • C50 Benchmarking Heterogeneous HPC Systems Including Reconfigurable Fabrics: Community Aspirations for Ideal Comparisons. P. Jamieson, A. Sanaullah, and M.C. Herbordt. Proceedings of the IEEE High Performance Extreme Computing Conference (HPEC 2018) [link]. Waltham, MA [pdf]
    Google Scholar ·
  • C49 Lessons Learned on which Applications Benefit when Implemented on CPU-FPGA Heterogeneous System. Fredy Augusto Maciel Alves, Peter Jamieson, Lucas Silva, Ricardo Ferreira and José Augusto Nacif. SAMOS 2018 [link]. Samos Island, Greece [pdf]
    Google Scholar ·
  • C48 Scalable Open-Source Reconfigurable Architecture for Bacterial Quorum Sensing Simulations. Alan Ehret, Peter Jamieson, and Michel Kinsy. HEART 2018 [link]. Toronto, Canada [pdf]
    Google Scholar ·
  • C47 Designing a Collision Detection Accelerator on a Heterogeneous CPU-FPGA Platform. Fredy Augusto Maciel Alves, Peter Jamieson, Lucas Silva, Ricardo Ferreira and José Augusto Nacif. RecConFig 2017 [link]. Cancun, Mexico [pdf]
    Google Scholar ·
  • C46 A Modification to the Case Study Method to Teach Students to Read Academic Papers. Peter Jamieson. FIE 2017 [link]. Indianapolis, IN. [pdf]
    Google Scholar ·
  • C45 Transforming Ladder Logic to Verilog for FPGA Realization of Programmable Logic Controllers. Giancarlo Corti, Drake Brunner, Naoki Mizuno, and Peter Jamieson. ESCS 2017 [link]. Las Vegas, NV. [pdf]
    Google Scholar ·
  • C44 Class Behavior on Quizzes that include a Prisoner's Dilemma Bonus Question. Peter Jamieson. FECS 2017 [link]. Las Vegas, NV. [pdf]
    Google Scholar ·
  • C43 verilogTown - Improving Students Learning Hardware Description Language Design - Verilog - with a Video Game. Peter Jamieson, Lindsay Grace, Boyu Zhang, and Naoki Mizuno. ASEE 2017 [link]. Columbus, OH. [pdf]
    Google Scholar ·
  • C42 A simple Multiplayer Video Game Framework for Experimenting and Teaching Cultural Understanding. Peter Jamieson, Lindsay Grace, Naoki Mizuno, Chris Bell, and Darrel Davis. Academic Mindtrek [link]. Tampere, Finland. [pdf]
    Google Scholar ·
  • C41 A Framework to Help Analyze if Creating a Game to Teach a Learning Objective is Worth the Work. Peter Jamieson and Lindsay Grace. FIE'16, 2016 [link]. Erie, PA. [pdf]
    Google Scholar ·
  • C40 Improved Method for Creating Criterion Maps for Automatic Mind Map Analysis. Amber Franklin, Chris Bell, Ryan Sunderhaus, and Peter Jamieson. FIE'16, 2016 [link]. Erie, PA. [pdf]
    Google Scholar ·
  • C39 VerilogTown: Cars, Crashes and Hardware Design. Lindsay Grace, Peter Jamieson, Boyu Zhang, and Naoki Mizuno. ACE'15, 2015 [link]. Iscandar, Malaysia. [pdf]
    Google Scholar ·
  • C38 How to use Combinatorial Optimization Problems (Travelling Salesman Problem) for Procedural Landscape Generation. Alan Ehret, Peter Jamieson, and Lindsay Grace. GAME-ON'15, 2015 [link]. Amsterdam, Netherlands. [pdf]
    Google Scholar ·
  • C37 Evaluating Metrics for Automatic Mind Map Assessment in Various Classes. Amber Franklin, Peter Jamieson, Tuo Li, Julie Semlak, and Walter Vanderbush. FIE'15, 2015 [link]. El Paso, TX. [pdf]
    Google Scholar ·
  • C36 More Missing the Boat - Arduino, Raspberry Pi, and Small Prototyping Boards and Engineering Education Needs Them. Peter Jamieson and Jeff Herdtner. FIE'15, 2015 [link]. El Paso, TX. [pdf]
    Google Scholar ·
  • C35 Towards a Better Graphlet-based Mind Map Metric for Automating Student Feedback. Peter Jamieson and Jeff Eaton. ASEE's 122nd Annual Conference and Exposition. Seattle, WA. [pdf]
    Google Scholar ·
  • C34 Identifying and Placing Heterogeneously-sized Cluster Groupings Based on FPGA Placement Data. Farnaz Gharibian, Lesley Shannon and Peter Jamieson. 24th International Conference on Field Programmable Logic and Applications (FPL'14), 2014. Munich, Germany. [pdf]
    Google Scholar ·
  • C33 Does Badge-Based Learning Buck the Grading Curve? An Educational Experiment in Computer Architecture. P. Jamieson. FECS 2014. Las Vegas, NV. [pdf]
    Google Scholar ·
  • C32 Getting Positional Play Data - It's, likely, in the crowd. L. Grace, B. Hunt, A. Heldt, P. Shine, M. Page, and P. Jamieson. CHI 2014 Workshop on HCI and Sports, 2014 [link-hci 2014][link-workshop]. Toronto, ON, Canada. [pdf]
    Google Scholar ·
  • C31 More Graph Comparison Techniques on Mind Maps to Provide Students with Feedback Peter Jamieson. FIE'13, 2013 [link]. Oklahoma City, OK. [pdf]
    Google Scholar ·
  • C30 Metaheuristic Entry Points for Harnessing Human Computation in Mainstream Games. Peter Jamieson, Lindsay Grace, Jack Hall, and Aditya Wibowo HCI International 2013 [link] Las Vegas, Nevada. [link]
    Google Scholar ·
  • C29 Supergenes in a Genetic Algorithm for Heterogeneous FPGA Placement. Peter Jamieson, Farnaz Gharibian, and Lesley Shannon IEEE Congress on Evolutionary Computation, 2013 [link] Cancun, Mexico. [pdf]
    Google Scholar ·
  • C28 Research Directions for Pushing Harnessing Human Computation to Mainstream Video Games. Peter Jamieson, Lindsay Grace, and Jack Hall. Meaningful Play, 2012 [link] TOP PAPER. East Lansing, Michigan. [pdf]
    Google Scholar ·
  • C27 Using Modern Graph Analysis Techniques on Mind Maps to Help Quantify Learning Peter Jamieson. FIE'12, 2012. Seattle, WA. [pdf]
    Google Scholar ·
  • C26 Using Simple Ancestry to Deter Inbreeding for Persistent Genetic Algorithm Search Aditya Wibowo and Peter Jamieson. International Conference on Genetic and Evolutionary Methods (GEM'12), 2012. Las Vegas, NV. [pdf]
    Google Scholar ·
  • C25 The VTR Project: Architecture and CAD for FPGAs from Verilog to Routing Jonathan Rose, Jason Luu, Chi Wai Yu, Opal Densmore, Jeffrey Goeders, Andrew Somerville, Kenneth B. Kent, Peter Jamieson, and Jason H. Anderson International Symposium on Field Programmable Gate Arrays (FPGA'12), 2012. Monterey, California. pp 77-86. [pdf]
    Google Scholar ·
  • C24 Power Consumption Benchmarking for Reconfigurable Platforms Teemu Pitkanen, Peter Jamieson, Tobias Becker, Sami Moisio, and Jarmo Takala. SDR '11 WInnComm, 2011. Washington, DC. [DEAD-link]
    Google Scholar ·
  • C23 Redblade: Miami University's Multifunctional Autonomous Robot Ryan Wolfarth, Steven Taylor, Aditya Wibowo, Brandon Williams, Yu Morton, and Peter Jamieson. ION GNSS Conference, 2011. Portland, OR. [pdf]
    Google Scholar ·
  • C22 Early Project Based Learning Improvements via a "Star Trek Engineering Room" game framework, and competition Peter Jamieson. FIE'11, 2011. Rapid City, SD. [pdf]
    Google Scholar ·
  • C21 Arduino for Teaching Embedded Systems. Are Computer Scientists and Engineering Educators Missing the Boat? Peter Jamieson. International Conference on Frontiers in Education: Computer Science and Computer Engineering (FECS'11), 2011. Las Vegas, NV. [pdf]
    Google Scholar ·
  • C20 Exploring Inevitable Convergence for a Genetic Algorithm Persistent FPGA Placer Peter Jamieson. International Conference on Genetic and Evolutionary Methods (GEM'11), 2011. Las Vegas, NV. [pdf]
    Google Scholar ·
  • C19 Scotty in the Engine Room - A Game to Help Learn Digital System Design. Peter Jamieson. Meaningful Play, 2010 [link] East Lansing, Michigan. [pdf]
    Google Scholar ·
  • C18 Finding System-Level Information and Analyzing its Correlation to FPGA Placement. Farnaz Gharibian, Lesley Shannon and Peter Jamieson. 20th International Conference on Field Programmable Logic and Applications (FPL'10), 2010. Milano, Italy. [pdf]
    Google Scholar ·
  • C17 The Mythical Creature Approach - A Simulation Alternative to Building Computer Architectures. Peter Jamieson, Darrel Davis, and Brooke Spangler. International Conference on Frontiers in Education: Computer Science and Computer Engineering (FECS'10), 2010. Las Vegas, NV. [pdf]
    Google Scholar ·
  • C16 Revisiting Genetic Algorithms for the FPGA Placement Problem. Peter Jamieson. International Conference on Genetic and Evolutionary Methods (GEM'10), 2010. Las Vegas, NV. [pdf]
    Google Scholar ·
  • C15 Persistent CAD for in-the-field Power Optimization. Peter Jamieson. The international conference on Engineering of Reconfigurable Systems and Algorithms (ERSA'10), 2010. Las Vegas, NV. [pdf]
    Google Scholar ·
  • C14 Odin II - An Open-source Verilog HDL Synthesis tool for CAD Research. Peter Jamieson, Kenneth B. Kent, Farnaz Gharibian, and Lesley Shannon. 2010 Field-Programmable Custom Computing Machines (FCCM'10), 2010. Charlotte, North Carolina. [pdf] [ppt]
    Google Scholar ·
  • C13 An Energy and Power Consumption Analysis of FPGA Routing Architectures. Peter Jamieson, Wayne Luk, Steve J.E. Wilton, and George A. Constantinides. Field-Programmable Technology, 2009. Sydney, Australia. [pdf]
    Google Scholar ·
  • C12 Harnessing Human Computation Cycles for the FPGA Placement Problem. L. Terry, V. Roitch, S. Tufail, K. Singh, O. Taraq, W. Luk, and P. Jamieson, The international conference on Engineering of Reconfigurable Systems and Algorithms (ERSA'09), 2009. Las Vegas, Nevada. [pdf]
    Google Scholar ·
  • C11 Benchmarking Reconfigurable Architectures in the Mobile Domain. Peter Jamieson, Tobias Becker, Teemu Pitkanen , Peter Y.K Cheung, Wayne Luk, and Tero Rissa, The Seventeenth Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'09), 2009. Napa Valley, California. [pdf] Presentation Slides [pdf]
    Google Scholar ·
  • C10 VPR 5.0: FPGA CAD and Architecture Exploration Tools with Single-Driver Routing, Heterogeneity, and Process Scaling. Jason Luu, Ian Kuon, Peter Jamieson, Ted Campbell, Andy Ye, Mark Fang, and Jonathan Rose, International Symposium on Field Programmable Gate Arrays (FPGA'09), 2009. Monterey, California. pp 133-142. [pdf]
    Google Scholar ·
  • C9 Power Characterization for the Fabric in Fine-Grain Reconfigurable Architectures. Tobias Becker, Peter Jamieson, Peter Y.K Cheung, Wayne Luk, and Tero Rissa. Southern Programmable Logic Conference (SPL'09), 2009 . [pdf]
    Google Scholar ·
  • C8 Towards Benchmarking Energy Efficiency of Reconfigurable Architectures. Tobias Becker, Peter Jamieson, Wayne Luk, Peter Y.K. Cheung, and Tero Rissa. 18th International Conference on Field Programmable Logic and Applications (FPL'08), 2009 . Heidelberg, Germany [pdf]
    Google Scholar ·
  • C7 Architecting Hard Crossbars on FPGAs and Increasing their Area-Efficiency with Shadow Clusters. Peter Jamieson and Jonathan Rose. IEEE International Conference on Field Programmable Technology (FPT07), 2007 , Kitakyushu, Japan, December 2007, pp. 57-64. [pdf]
    Google Scholar ·
  • C6 Enhancing the area-efficiency of FPGAs with hard circuits using shadow clusters. Peter Jamieson and Jonathan Rose. IEEE International Conference on Field Programmable Technology, 2006 December, 2006, Pages 1-8. [pdf] Presentation Slides [pdf]
    Google Scholar ·
  • C5 A Verilog RTL Synthesis Tool For Heterogeneous FPGAs. Peter Jamieson and Jonathan Rose. 15th International Conference on Field Programmable Logic and Applications, August, 2005. [pdf] Presentation Slides [pdf]
    Google Scholar ·
  • C4 Mapping Multiplexers onto Hard Multipliers in FPGAs. Peter Jamieson and Jonathan Rose. In the Proceedings of the 3rd International IEEE-NEWCAS Conference.Quebec City , Quebec. June 19th-22nd, 2005. [pdf] Presentation Slides [pdf]
    Google Scholar ·
  • C3 Jupiter/svm: a jvm-based single system image for clusters of workstations. C. Cavanna, T. Abdelrahman, A. Bilas, and P. Jamieson. Proceedings of the 16th International Conference on Parallel and Distributed Computing and Systems (PDCS2004), November, 2004. [pdf]
    Google Scholar ·
  • C2 CableS: Thread Control and Memory Management Extensions for Shared Virtual Memory Clusters. Peter Jamieson and Angelos Bilas. 8th International Symposium on High-Performance Computer Architecture (HPCA-8). Cambridge, Massachusetts, February 2-6, 2002. [ps]
    Google Scholar ·
  • C1 CableS: Thread Control and Memory System Extensions for Shared Virtual Memory Clusters. Peter Jamieson and Angelos Bilas. In the Proceedings of the Workshop on OpenMP Applications and Tools. Purdue University, West Lafayette, Indiana. July 30th-31st, 2001. [pdf]
    Google Scholar ·

POSTERS

  • Increasing the Area-Efficiency of Lower-Demand Hard Circuits in FPGAs using Shadow Clusters. Peter Jamieson and Jonathan Rose. FPGA - 2007. Montarey, CA.[pdf]
  • Improving Heterogeneous FPGAs by Maximizing Use of Hard Circuits. Peter Jamieson and Jonathan Rose. Design Automation Conference - 2006. San Francisco. Ph.D. Forum[pdf]
  • Odin: A Verilog RTL synthesis tool for heterogeneous FPGAs. Peter Jamieson and Jonathan Rose. Design Automation Conference - 2006. San Francisco. University Booth[pdf]

OTHER DOCUMENTS

  • [Abstract] The Need for Power Benchmarking of Reconfigurable Architectures. T. Becker, P. Jamieson, W. Luk, P.Y.K. Cheung, and T. Rissa. System-On-Chip (2008). [pdf]
  • Improving the Area Efficiency of Heterogeneous FPGAs with Shadow Clusters, Peter Jamieson Ph.D. Thesis, University of Toronto, 2007. [pdf]
  • CableS: Thread and Memory System Extensions to Support a Single Shared Virtual Memory Cluster Image. Peter Jamieson. University of Toronto, Masters of Applied Science Thesis. [ps]